





# SLP7N65SV / SLF7N65SV 650V N-Channel MOSFET

#### **General Description**


This Power MOSFET is produced using Msemitek's advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

#### **Features**

- 7.5A, 650V,  $R_{DS(on)Max}$ =1.35 $\Omega$ @ $V_{GS}$  = 10 V
- Low gate charge (typical 26nC)
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability







## Absolute Maximum Ratings T<sub>c</sub> = 25°C unless otherwise noted

Symbol	Parameter		SLP7N65SV	SLF7N65SV	Units
$V_{DSS}$	Drain-Source Voltage		650		V
	Drain Current - Continuous (T <sub>C</sub> = 25°C)		7.	5	Α
I <sub>D</sub>	- Continuous (T <sub>C</sub> = 100°C)		4	2	Α
I <sub>DM</sub>	Drain Current - Pulsed (Note 1)		2	8	Α
$V_{GSS}$	Gate-Source Voltage		±30		V
EAS	Single Pulsed Avalanche Energy	lsed Avalanche Energy (Note 2) 281.3		1.3	mJ
I <sub>AR</sub>	Avalanche Current (Note 1)		7		Α
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	12.6		mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	2.3		V/ns
Pn	Power Dissipation (T <sub>C</sub> = 25°C)		48 35 0.38 0.28		W
FD	- Derate above 25°C				W/°C
$T_J$ , $T_{STG}$	Operating and Storage Temperature Range		-55 to +150		°C
_	Maximum lead temperature for soldering purpo	oses,			0-
T∟	1/8" from case for 5 seconds		300		°C

### **Thermal Characteristics**

Cumbal	Parameter	Ma	Units	
Symbol	Parameter	SLP7N65SV		
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	2.60	3.57	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	110	62.5	°C/W

Max

Тур

Units

Min

## **Package Marking**

Symbol

Part Number	Top Marking	Package	Packing Method	MOQ	QTY
SLP7N65SV	SLP7N65SV	T0-220C	Tube	1000	5000
SLF7N65SV	SLF7N65SV	T0-220F	Tube	1000	5000

#### **Electrical Characteristics**

Parameter

T<sub>C</sub> = 25°Cunless otherwise noted

**Test Conditions** 

Off Characteristics							
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 uA	650			V	
△BV <sub>DSS</sub> / △T <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 uA, Referenced to 25°C	-	-		V/°C	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 650 V, V <sub>GS</sub> = 0 V			1	uA	
IDSS	Zelo Gale Voltage Dialii Current	$V_{DS} = 520 \text{ V}, T_{C} = 125^{\circ}\text{C}$	1		10	uA	
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 30 V, V <sub>DS</sub> = 0 V	-		100	nA	
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA	

#### On Characteristics

$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \text{ uA}$	2.0		4.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.5A	1	1.1	1.35	Ω
<b>g</b> FS	Forward Transconductance	V <sub>DS</sub> = 40 V, I <sub>D</sub> =3.5 A (Note 4)		-		S

#### **Dynamic Characteristics**

$C_{iss}$	Input Capacitance		-	1130	1	pF
$C_{oss}$	Output Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz		86.8	-	pF
Crss	Reverse Transfer Capacitance	1.0 1.11	-	4.08	-	pF


#### **Switching Characteristics**

$t_{d(on)}$	Turn-On Delay Time		ı	12	1	ns
tr	Turn-On Rise Time	$V_{DS} = 100 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 8 \text{ A},$	ı	20	-	ns
$t_{d(off)}$	Turn-Off Delay Time	$R_G = 25 \Omega$ (Note 4, 5)	ı	74	-	ns
t <sub>f</sub>	Turn-Off Fall Time	(11818 1, 6)	ı	33	-	ns
$Q_g$	Total Gate Charge	V <sub>DS</sub> = 520 V, I <sub>D</sub> = 8A,	ı	26	-	nC
$Q_{gs}$	Gate-Source Charge	V <sub>GS</sub> = 10 V	ı	4.78	-	nC
$Q_{gd}$	Gate-Drain Charge	(Note 4, 5)	ı	5.82	-	nC

#### **Drain-Source Diode Characteristics and Maximum Ratings**

	ls	Maximum Continuous Drain-Source Diode Forward Current				7	Α
	I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current				28	Α
	$V_{\text{SD}}$	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> =7A			1.4	V
	t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>S</sub> =7A,		506		ns
ſ	Qrr	Reverse Recovery Charge	dI <sub>F</sub> / dt = 100 A/us (Note 4)		2.7		uC

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature
- 2. L=10mH,  $I_{AS}$  =7A,  $V_{DD}$  = 50V,  $R_{G}$  = 25 $\Omega$ , Starting  $T_{J}$  = 25 $^{\circ}$  C
- 3. I<sub>SD</sub> ≤ ID, di/dt ≤ 200A/us,  $V_{DD}$  ≤ BV<sub>DSS</sub>, Starting T<sub>J</sub> = 25° C 4. Pulse Test : Pulse width ≤ 300us, Duty cycle ≤ 2%
- 5. Essentially independent of operating temperature








Figure 7. Breakdown Voltage Variation vs Gate-Source Voltage






Figure 9. Maximum Safe Operating Area



Vgs Gate-Source Voltage (V)
Figure 8. On-Resistance Variation
vs Gate-Source Voltage





T J -Junction Temperature(°C)

Figure 10. Maximum Continuous Drain


Current vs Temperature


## **Gate Charge Test Circuit & Waveform**







## **Resistive Switching Test Circuit & Waveforms**







## **Unclamped Inductive Switching Test Circuit & Waveforms**







## Peak Diode Recovery dv/dt Test Circuit & Waveforms











## **TO-220C OUTLINE**



## **TO-220F OUTLINE**



#### NOTE:

1The plastic package is not marked as smooth surfaceRa=0.1;Subglossy surfaceRa=0.8 2.Undeclared tolerance  $\pm$  0.15,Unmarked filletRmax=0.25

#### **Disclaimer**

The content specified herein is for the purpose of introducing Msemitek's products (here in after "Products"). The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Msemitek does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of the Products or technical information described in this document.

The products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). Msemitek shall bear no responsibility in any way for use of any of the Products for the above special purposes.

Although, Msemitek endeavors to improve the quality and reliability of it's products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Msemitek's product.

The content specified herein is subject to change for improvement without notice. When using a Msemitek's product, be sure to obtain the latest specifications.

Msemitek Co., Ltd http://www.msemitek.com Rev.1.2. Aug. 2021